

Appl. No. 10/761,564  
Amdt. dated August 7, 2006  
Reply to Office Action of November 23, 2004

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

Please cancel claim 15 and amend claims 14, 16-19, 21, 24, and 25 as follows:

Claims 1-13 (previously canceled).

14. (currently amended): An array processor comprising:

a physical MxN array organization of at least two processing elements (PEs) and a control processor, each of the at least two PEs having a set of PE register files and the control processor having a set of control register files, the control processor and at least one PE combined to form a combined processor, the combined processor having substantially similar access to the set of control register files and to the set of PE register files of the at least one PE that was combined to form the combined processor; and

a processor state register storing a context status bit (CSB), the CSB having a first state and a second state, the control processor and each processing element PE operating to detect the state of the CSB,

the array-combined processor upon detection of the first state of the CSB operating in a first operating context stored on the set of control register files, the first operating context adapted for processing a first software task where the first software task is written for an MxN operating configuration which matches the physical MxN array organization including the at

Appl. No. 10/761,564  
Amdt. dated August 7, 2006  
Reply to Office Action of November 23, 2004

least one PE of the combined processor, where M represents the number of rows of ~~processing-~~  
~~elements~~PEs and N represents the number of columns of ~~processing elements~~PEs,

the ~~array combined~~ processor upon detection of the second state of the CSB operating in  
a second operating context stored on the set of PE register files of the combined processor, the  
second operating context adapted for a second software task where the second software task is  
written for a ~~second array processor having an Oxp~~ operating configuration of the physical  
MxN array organization where O is the number of rows of ~~processing elements~~PEs and P is the  
number of columns of ~~processing elements~~PEs, the Oxp operating configuration not matching  
the physical MxN array organization as ~~either M≠O, N≠P, or M≠O and N≠P~~ O+P<M+N.

15. (canceled)

16. (currently amended): The array processor of claim ~~15~~ 14 further comprising:

an eventpoint mechanism to trigger a context switch from the Oxp operating  
configuration to the MxN operating configuration by storing the data contents of the first set of  
PE register files of the combined processor and the PEs in the background while the first  
software task uses the second set of control register files in the foreground, whereby the Oxp  
operating configuration is saved.

17. (currently amended): The array processor of claim ~~15~~ 14 further comprising:

an eventpoint mechanism to trigger a context switch from the MxN operating  
configuration to the Oxp operating configuration by loading the first set of PE register files of  
the combined processor and the PEs in the background with the data contents associated with  
the Oxp operating configuration and after all of the data contents have been loaded, the

Appl. No. 10/761,564  
Amdt. dated August 7, 2006  
Reply to Office Action of November 23, 2004

combined processor switches to the second software task while the first software task uses the second set of register files in the foreground.

18. (currently amended): The array processor of claim 14 wherein each processing element of the at least two processing elements has a physical identifier and a virtual identifier, wherein during the processing of the first software task, instructions are operable in each processing element according to its physical identifier, wherein during the processing of the second software task, instructions are operable in each processing element according to its virtual identifier taking into account the at least one PE that was combined to form the combined processor.

19. (currently amended): A method for providing reconfiguration of a first array processor having a physical MxN array organization to emulate operation of a second array processor having a physical Oxp array organization where M and O represent the number of rows of processing elements (PEs) and N and P represent the number of columns of ~~processing elements~~ PEs, the method comprising:

providing the first array processor having at least two ~~processing elements~~ PEs arranged in the physical MxN array organization and having a sequence processor (SP), each of the at least two PEs having a set of PE register files and the SP having a set of control register files;  
combining the SP and at least one PE to form a combined processor, wherein the combined processor having substantially similar access to the set of control register files and to the set of compute register files of the at least one PE that was combined to form the combined processor;

Appl. No. 10/761,564  
Amdt. dated August 7, 2006  
Reply to Office Action of November 23, 2004

storing a context status bit (CSB), the CSB having a first state and a second state;

detecting the state of the CSB;

upon detection of the first state, operating in a first operating context stored on the set of control register files, the first operating context adapted for processing a first software task, wherein the first software task is written for an MxN operating configuration which matches the physical MxN array organization including the at least one PE of the combined processor; and

upon detection of the second state, operating in ~~the~~ a second operating context stored on the set of PE register files of the combined processor, the second operating context adapted for processing a second software task, wherein the second software task is written for an Oxp operating configuration on an Oxp subset of the physical ~~OxP~~ MxN array organization, where either M≠0 or N≠P.

20. (previously presented): The method of claim 19 wherein the operating in the second operating context step further comprises:

setting the CSB to the first state; and

returning the processing to the first operating context.

21. (currently amended): The method of claim 19 wherein the physical MxN array organization comprises a 1x1 layout and the emulated physical Oxp array organization comprises a 1x0 layout, wherein the 1x0 layout defines ~~a~~ the sequence processor (SP) executing sequential instructions.

Appl. No. 10/761,564  
 Amdt. dated August 7, 2006  
 Reply to Office Action of November 23, 2004

22. (previously presented): The method of claim 19 wherein the physical MxN array organization comprises a 1x2 layout and the emulated physical Oxp array organization comprises a 1x1 layout.

23. (previously presented): The method of claim 19 wherein the physical MxN array organization comprises a 1x5 layout and the emulated physical Oxp array organization comprises a 2x2 layout.

24. (currently amended): An apparatus for providing efficient sharing of programming resources in a merged very long instruction word (VLIW) sequence processor (SP) and VLIW processor element (PE) processor, the merged VLIW SP/PE processor operating to configure an array processor to operate in an MxN operating configuration or in an Oxp operating configuration, where M and O are the number of rows of processing elements and N and P are the number of columns of processing elements, and where ~~either  $M \neq O$  or  $N \neq P$~~   $PO + P < M + N$ , the apparatus comprising:

an SP resource file having a first set of registers;

a PE resource file having a second set of registers;

an input for receiving a VLIW presented for execution, the VLIW having at least two instructions, each instruction encoded with a different setting of an SP/PE-bit, wherein the state of the SP/PE-bit determines whether an instruction is an SP instruction or a PE instruction; and

a processor state register storing a context select bit (CSB), the merged VLIW SP/PE processor reading the values of the CSB and the SP/PE-bit of ~~an~~ each instruction, the value of the CSB selecting the MxN operating configuration or the Oxp operating configuration when

Appl. No. 10/761,564  
Amdt. dated August 7, 2006  
Reply to Office Action of November 23, 2004

processing the instruction, the MxN operating configuration adapted for accessing at least one register from the ~~second~~first set of registers when processing an SP instruction and for accessing at least one register from the second set of registers when processing an PE instruction based on the value of the S/PSP/PE-bit, determining whether an instruction is executed in the merged VLIW SP/PE processor or is executed in an array of processing elements defined by the selected operating configuration.

25. (currently amended): The apparatus of claim 24 wherein the Oxp operating configuration is adapted for accessing at least one register from the ~~first~~second set of registers when processing an SP instruction and accessing at least one register from the second set of registers when processing a PE instruction based on the value of the SP/PE-bit.

26. (previously presented): The apparatus of claim 24 wherein the SP resource file is an SP register file, an SP address register file, or a SP machine state register file.

27. (previously presented): The apparatus of claim 24 wherein the PE resource file is a PE register file, PE address register file, or a PE machine state register files.

28. (previously presented): The apparatus of claim 24 further comprising:  
at least two execution units associated with the at least two instructions in the VLIW;  
and

a plurality of multiplexers connected to the SP and PE resource files for selecting resource files from which the at least two execution units read data and to which the at least two execution units write data, a portion of the plurality of multiplexers associated with an execution unit controlled by a logical combination of the SP/PE bit and the CSB.

Appl. No. 10/761,564  
Amdt. dated August 7, 2006  
Reply to Office Action of November 23, 2004

29. (previously presented): The apparatus of claim 24 wherein the VLIW SP processor and VLIW PE processor are indirect VLIW processors.